In this work, we show the CMOS inverter sensitivity of the threshold voltage on the channel doping in dynamic mode. Simulated transient response of the inverter determines the propagation delays for the high-low and low-high transitions. Current emissions at the time of switching were reduced by optimizing the channel impurities. According to the simulation results, it is possible to estimate the efficiency of energy saving depending on the threshold voltages of NMOS and PMOS transistors in the CMOS inverter.
INTRODUCTION
All electronic devices consume electrical energy, converting it into heat, but the turnaround efficiency is different. While less electricity is spent without conversion to useful work, then the device is more efficient. If we are talking about digital devices, they have electrical parameters such as performance per watt or number of operations per watt (FLOPS per watt). By increasing these parameters, we form a more efficient digital device [1] . _____________ Aleksei Arsentev, Ekaterina Plotnikova, VSTU, 14, Moskovsky Avenue., Voronezh, 394026, Russia Maxim Harchenko, VZPP-S, 199a, Leninsky Avenue, Voronezh, 394033, Russia
In logic, "negation", also called the logical complement, is an operation that takes a proposition P to another proposition "not P", written NOR P, which is interpreted intuitively as being true when P is false, and false when P is true (turning logical 0 into 1 and vice versa). So we can estimate the electrical efficiency at the cost of this operation [2] . Logical operation NOR corresponds to the "inverter" circuit element. The electric power is dissipated in two fundamentally different modes -static and dynamic (transient) in inverters.
TECHNOLOGICAL MODELING CMOS INVERTER
The conventional planar inverter consists of two complementary MOS transistors connected by drains and having common gates. The NMOS source is grounded (vdd); the PMOS source is connected to a power source (vss). The substrates of both transistors are connected to the respective sources.
The article simulates an inverter created using CMOS technology. It consists of n-channel and p-channel LDD (Lightly Doped Drain) field effect transistors (FETs). Technological norms of the device under study are 60 nm [3] . The standard technological operations and the specified geometric parameters allow the creation of the required inverter circuit. Additional data, such as the concentration of impurities and the boundaries of the p-n-junctions, are shown in Figure 1 . This CMOS inverter design is a typical planar structure based on LDD field effect transistors.
THRESHOLD VOLTAGE VT MODELING
Classical field-effect transistors have 2 types of the threshold voltage. To measure unsaturated threshold voltage of the NMOS (PMOS) transistor, it is necessary to apply a positive (negative) offset to the drain (port vee) equal to -0.05 V, then apply a positive (negative) voltage to the gate (port vgg) in the range from 0 to -1.33 V, respectively.
To measure saturated threshold voltage of the NMOS (PMOS), it is necessary to apply a positive (negative) offset to the drain (port vee), equal to -1.33 V (circuit supply voltage), then apply a positive (negative) voltage to the gate (vgg port) to range from 0 to -1.33 V, respectively.
The results of the extraction of field-effect transistors Vt are shown in Table I . 
RANSIENT RESPONSE OF THE CMOS INVERTER
The assumption of the zero rise and fall times of the input waveforms is not correct. The finite slope of the input signal causes a direct current path between VDD and GND for a short period of time during switching, while the NMOS and the PMOS transistors are conducting simultaneously. The mechanism of power dissipation is due to the fact that at a certain time interval a channel with low resistance is formed between the power and ground terminals. A large current flows and heat are dissipated through this channel. This happens at the moment when the NMOS transistor is not completely closed, and the PMOS transistor is already opening and vice versa. Obviously, the faster one transistor opens and the other closes, the smaller the time interval in which a large current flows between the power supply and the ground. The less electricity is converted to heat. Reducing the switching time and, accordingly, minimizing current consumption peaks is a method of optimizing the inverter.
There are three methods for optimizing Vt in MOS.
The first is channel doping by ion implantation (i.e. P impurity). This method doesn`t work good on the submicron transistor sizes.
The second method is using high-k dielectrics.
The third is using a complex gate structure with Ti (n-type) or Mo (p-type) sublayers. Thus, the work function of the gate material is changed, which is equivalent to a change in the concentration of impurities in the channel.
In this research, we analyze the channel doping dependence of power dissipation in 60 nm inverter.
To obtain the transient response of the CMOS inverter, we perform a tran (time) analysis, changing the input voltage (vgg port), and measuring the output voltage (vee port) (Figure 2 ). The vdd port is powered with a supply voltage of 1.33 V, and the vss port is grounded.
Setting the threshold voltages of the FETs was carried out by the channel doping. Ion implantation of phosphorus with a dose of 0.65 / (1.6 × 10 -13 ) cm -2 and an energy of 2 keV was used. The dose of doping was chosen experimentally.
RESULTS AND DISCUSSION
Initially, both transistors have different threshold voltages, but after doping the threshold voltage of one of them decreases (NMOS), and the other increases (PMOS). At a certain point in time, the threshold voltages become equal. So the transistors in the CMOS inverter become balanced.
When switching a balanced inverter, the opening and closing of the transistors occur synchronously, and the flowing currents have the same values both at the time of switching from 1 to 0 and at the time of switching from 0 to 1. If the threshold voltages are not optimized, the current in one of the operations will be higher than in a balanced state.
Since the power dissipation depends on I 2 , the task of minimizing power consumption consists in reducing the flowing currents in the inverter (in this experiment all other conditions are being equal). Figure 4 illustrates that the green curve of the flowing current has the same level both when switching along the signal front at the input of the inverter and at the cutoff. At the same time, the red and orange lines illustrating the unbalanced threshold voltages of the transistors, in one of the cases, have a higher level, and in the other, much lower than in a balanced state. 
CONCLUSION
A CMOS inverter structure was formed according to 60nm design standards in technological CAD. Simulation of the CMOS inverter was performed, and the dynamics of transient output current and voltage characteristics were determined.
The simulation of the CMOS inverter operation in the technological CAD system was carried out. The currents and voltages time dependence at the moment of the switching were constructed. The relationship between power consumption and speed was shown. The doping value dependence became one of the most effective methods for "balancing" the threshold voltages for an inverter`s transistors couples.
